Download List

專案描述

By simulator + Tcl + C language, let's verify ASIC and FPGA effectively!

(simulator <= DPI-C => C++, simulator <= named pipes => C++ are under development, too.)

NOODLYBOX is a mimic processor for verification.

It can manipulate FPGA model which is connected to microcomputer's local bus.

Detail:

  1. A microcomputer and FPGA are mounted on a printed circuit board.
  2. A microcomputer and the connection form between FPGA are SRAM interface.
  3. FPGA is modeled by VHDL or Verilog.
  4. ModelSim, ISE Simulator, or Icarus Verilog are installed.

When all the conditions mentioned above are met, NOODLBOX can act as the substitute of the microcomputer on an HDL simulator.

System Requirements

System requirement is not defined

發布 2011-11-21 00:10
TimingChartViewer r219 (1 files 隱藏)

發布版本通知

テキストファイルに0,1,z,xを羅列すると、それをタイミングチャートとして表示してくれるソフトウェアです。

詳細は TimingChartViewer を参照してください。

更動紀錄

最初の公開バージョンです。